View BTS725-L1_585810.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PROFET(R) BTS 725L1
Smart Two Channel Highside Power Switch
* Overload protection * Current limitation * Short-circuit protection * Thermal shutdown * Overvoltage protection (including load dump) * Reverse battery protection1) * Undervoltage and overvoltage shutdown with auto-restart and hysteresis * Open drain diagnostic output * Open load detection in ON-state * CMOS compatible input * Loss of ground and loss of Vbb protection * Electrostatic discharge (ESD) protection
Features
Product Summary Overvoltage Protection Operating voltage active channels: On-state resistance RON Nominal load current IL(NOM) IL(NOM) Current limitation
Vbb(AZ) Vbb(on) one 60 4.0 17
43 5.0 ... 24 two parallel 30 6.0 17
V V m A A
Application
* C compatible power switch with diagnostic feedback for 12 V DC grounded loads * Most suitable for resistive and lamp loads * Replaces electromechanical relays and discrete circuits
General Description
N channel vertical power FET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS(R) technology. Fully protected by embedded protection functions. Pin Definitions and Functions Pin 1,10, 11,12, 15,16, 19,20 3 7 17,18 13,14 4 8 2 6 5,9 Symbol Function Vbb Positive power supply voltage. Design the wiring for the simultaneous max. short circuit currents from channel 1 to 2 and also for low thermal resistance IN1 Input 1,2, activates channel 1,2 in case of IN2 logic high signal OUT1 Output 1,2, protected high-side power output OUT2 of channel 1,2. Design the wiring for the max. short circuit current ST1 Diagnostic feedback 1,2 of channel 1,2, ST2 open drain, low on failure GND1 Ground 1 of chip 1 (channel 1) GND2 Ground 2 of chip 2 (channel 2) N.C. Not Connected Pin configuration (top view) Vbb GND1 IN1 ST1 N.C. GND2 IN2 ST2 N.C. Vbb 1 2 3 4 5 6 7 8 9 10
*
20 19 18 17 16 15 14 13 12 11
Vbb Vbb OUT1 OUT1 Vbb Vbb OUT2 OUT2 Vbb Vbb
1)
With external current limit (e.g. resistor RGND=150 ) in GND connection, resistor in series with ST connection, reverse load current limited by connected load.
Data Sheet
1
1999-06-16
BTS 725L1
Block diagram
Two Channels; Open Load detection in on state;
+ Vbb
Leadframe
Voltage source
Overvoltage protection
Current limit
Gate protection
OUT1 17,18
VLogic
Voltage sensor Charge pump Level shifter Rectifier Open load
ST1
3 4 1
Temperature sensor Load
IN1
ESD
Logic
detection
R O1
GND1
Chip 1
Signal GND Chip 1
GND1 Load GND + Vbb Leadframe
OUT2 13,14
Logic and protection circuit of chip 2 (equivalent to chip 1)
7 8 6
IN2
Load
ST2 R O2 GND2 GND2 Load GND
Chip 2
Signal GND Chip 2
(R) PROFET
Leadframe connected to pin 1, 10, 11, 12, 15, 16, 19, 20
Maximum Ratings at Tj = 25C unless otherwise specified Parameter Supply voltage (overvoltage protection see page 4) Supply voltage for full short circuit protection Tj,start = -40 ...+150C Symbol Values 43 24 Unit V V
Vbb Vbb
Data Sheet
2
1999-06-16
BTS 725L1
Maximum Ratings at Tj = 25C unless otherwise specified Parameter Symbol Values Unit
Load current (Short-circuit current, see page 5) Load dump protection2) VLoadDump = UA + Vs, UA = 13.5 V RI3) = 2 , td = 200 ms; IN = low or high, each channel loaded with RL = 3.4 , Operating temperature range Storage temperature range Power dissipation (DC)5 Ta = 25C: (all channels active) Ta = 85C: Electrostatic discharge capability (ESD) (Human Body Model) Input voltage (DC) Current through input pin (DC) Current through status pin (DC)
see internal circuit diagram page 8
IL VLoad dump4) Tj Tstg Ptot VESD VIN IIN IST
self-limited 60 -40 ...+150 -55 ...+150 3.7 1.9 1.0 -10 ... +16 2.0 5.0
A V C W kV V mA
Thermal resistance junction - soldering point5),6) junction - ambient5)
each channel: one channel active: all channels active:
Rthjs Rthja
12 41 34
K/W
Electrical Characteristics
Parameter and Conditions, each of the two channels
at Tj = 25 C, Vbb = 12 V unless otherwise specified
Symbol
Values min typ max
Unit
Load Switching Capabilities and Characteristics On-state resistance (Vbb to OUT) IL = 2 A each channel, Tj = 25C: RON Tj = 150C: two parallel channels, Tj = 25C:
--
50 100 25
60 120 30
m
2)
3) 4) 5) 6)
Supply voltages higher than Vbb(AZ) require an external current limit for the GND and status pins, e.g. with a 150 resistor in the GND connection and a 15 k resistor in series with the status pin. A resistor for input protection is integrated. RI = internal resistance of the load dump test pulse generator VLoad dump is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839 Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm2 (one layer, 70m thick) copper area for Vbb connection. PCB is vertical without blown air. See page 14 Soldering point: upper side of solder edge of device pin 15. See page 14
Data Sheet
3
1999-06-16
BTS 725L1
Parameter and Conditions, each of the two channels
at Tj = 25 C, Vbb = 12 V unless otherwise specified
Symbol
Values min typ max 3.6 5.5 -80 80 0.1 0.1 4.0 6.0 -200 230 ----
Unit
one channel active: two parallel channels active: 5), T = 85C, T 150C Device on PCB a j Output current while GND disconnected or pulled up; Vbb = 30 V, VIN = 0, see diagram page 9 Turn-on time to 90% VOUT: Turn-off time to 10% VOUT: RL = 12 , Tj =-40...+150C Slew rate on 10 to 30% VOUT, RL = 12 , Tj =-40...+150C: Slew rate off 70 to 40% VOUT, RL = 12 , Tj =-40...+150C: Operating Parameters Tj =-40...+150C: Operating voltage7) Undervoltage shutdown Tj =-40...+150C: Undervoltage restart Tj =-40...+150C: Undervoltage restart of charge pump see diagram page 13 Tj =-40...+150C: Undervoltage hysteresis Vbb(under) = Vbb(u rst) - Vbb(under) Overvoltage shutdown Tj =-40...+150C: Overvoltage restart Tj =-40...+150C: Overvoltage hysteresis Tj =-40...+150C: 8) Overvoltage protection Tj =-40...+150C: I bb = 40 mA Standby current, all channels off Tj =25C: VIN = 0 Tj =150C: Leakage output current (included in Ibb(off)) VIN = 0 Operating current 9), VIN = 5V, Tj =-40...+150C IGND = IGND1 + IGND2, one channel on: two channels on:
Nominal load current
IL(NOM)
A
IL(GNDhigh) ton toff
dV/dton -dV/dtoff
10 400 450 1 1
mA s
V/s V/s
Vbb(on) Vbb(under) Vbb(u rst) Vbb(ucp)
Vbb(under)
5.0 3.5 ---24 23 -42 ----
---5.6 0.2 --0.5 47 20 29 --
24 5.0 5.0 7.0 -34 ---50 56 12
V V V V V V V V V A A
Vbb(over) Vbb(o rst) Vbb(over) Vbb(AZ) Ibb(off) IL(off)
IGND
---
1.8 3.6
3.5 7
mA
7) 8) 9)
At supply voltage increase up to Vbb = 5.6 V typ without charge pump, VOUT Vbb - 2 V see also VON(CL) in circuit diagram on page 8. Add IST, if IST > 0
Data Sheet
4
1999-06-16
BTS 725L1
Parameter and Conditions, each of the two channels
at Tj = 25 C, Vbb = 12 V unless otherwise specified
Symbol
Values min typ max
Unit
Protection Functions Initial peak short circuit current limit, (see timing
diagrams, page 11)
each channel, Tj =-40C: IL(SCp) 27 37 47 20 30 40 Tj =25C: 12 18 25 Tj =+150C: two parallel channels twice the current of one channel Repetitive short circuit current limit, Tj = Tjt each channel IL(SCr) -17 --17 -two parallel channels
(see timing diagrams, page 11)
A
A
Initial short circuit shutdown time
Tj,start =-40C: toff(SC) Tj,start = 25C: Tjt Tjt
--150 --
5 4 -10
-----
ms
(see page 10 and timing diagrams on page 11)
Thermal overload trip temperature Thermal hysteresis Reverse Battery Reverse battery voltage 10) Drain-source diode voltage (Vout > Vbb) IL = - 4.0 A, Tj = +150C
C K
-Vbb -VON
---
-610
32 --
V mV
Diagnostic Characteristics Open load detection current, (on-condition) 10 -800 each channel, Tj = -40C: I L (OL)4 10 -600 Tj = 25C: 10 -600 Tj = +150C: twice the current of one channel two parallel channels 11) Open load detection voltage Tj =-40..+150C: VOUT(OL) 2 3 4 Internal output pull down (OUT to GND), VOUT = 5 V Tj =-40..+150C: RO 4 10 30
mA
V k
Requires a 150 resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Note that the power dissipation is higher compared to normal operating conditions due to the voltage drop across the intrinsic drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 8). 11) External pull up resistor required for open load detection in off state.
10)
Data Sheet
5
1999-06-16
BTS 725L1
Parameter and Conditions, each of the two channels
at Tj = 25 C, Vbb = 12 V unless otherwise specified
Symbol
Values min typ max
Unit
Input and Status Feedback12) Input resistance
(see circuit page 8)
Tj =-40..+150C: Tj =-40..+150C:
RI VIN(T+) VIN(T-)
VIN(T) IIN(off)
2.5 1.7 1.5 -1 20 100 --
3.5 --0.5 -50 520 250
6 3.5 --50 90 1000 600
k V V V A A s s
Input turn-on threshold voltage Input turn-off threshold voltage
Tj =-40..+150C:
Input threshold hysteresis Off state input current VIN = 0.4 V: Tj =-40..+150C: On state input current VIN = 5 V: Tj =-40..+150C: Delay time for status with open load after switch off (see timing diagrams, page 12), Tj =-40..+150C: Status invalid after positive input slope (open load) Tj =-40..+150C: Status output (open drain) Zener limit voltage Tj =-40...+150C, IST = +1.6 mA: ST low voltage Tj =-40...+25C, IST = +1.6 mA: Tj = +150C, IST = +1.6 mA:
IIN(on) td(ST OL4) td(ST)
VST(high) VST(low)
5.4 ---
6.1 ---
-0.4 0.6
V
12)
If ground resistors RGND are used, add the voltage drop across these resistors.
Data Sheet
6
1999-06-16
BTS 725L1
Truth Table
Cannel 1 Cannel 2 Input 1 Input 2 level Normal operation Open load Short circuit to Vbb Overtemperature Undervoltage Overvoltage L = "Low" Level H = "High" Level L H L H L H L H L H L H Output 1 Output 2 level L H Z H H H L L L L L L Status 1 Status 2
BTS 725L1
H H H (L13)) L L14) H (L15)) H L H H H H
X = don't care Z = high impedance, potential depends on external circuit Status signal valid after the time delay shown in the timing diagrams
Parallel switching of channel 1 and 2 is easily possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor.
Terms
Ibb V bb Leadframe I IN1 3 I ST1 V IN1 VST1 4 ST1 IN1 Vbb I L1 PROFET Chip 1 GND1 2 R GND1 I GND1 VOUT1 OUT1 17,18 V VON1 I ST2 V ST2 8 ST2 I IN2 7 IN2 Leadframe Vbb I L2 PROFET Chip 2 GND2 6 R GND2 IGND2 VOUT2 OUT2 13,14 VON2
IN2
Leadframe (Vbb) is connected to pin 1,10,11,12,15,16,19,20 External RGND optional; two resistors RGND1, RGND2 = 150 or a single resistor RGND = 75 for reverse battery protection up to the max. operating voltage.
13) 14)
With external resistor between output and Vbb An external short of output to Vbb in the off state causes an internal current from output to ground. If RGND is used, an offset voltage at the GND and ST pins will occur and the V ST low signal may be errorious. 15) Low resistance to V may be detected by no-load-detection bb
Data Sheet
7
1999-06-16
BTS 725L1
Input circuit (ESD protection), IN1 or IN2
R IN I
+ V bb
Overvoltage protection of logic part
GND1 or GND2
ESD-ZD I GND
I
I
IN
V
RI Logic
Z2
ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).
R ST
ST V
Z1
PROFET
GND
Status output, ST1 or ST2
+5V
R GND
Signal GND
VZ1 = 6.1 V typ., VZ2 = 47 V typ., RI = 3.5 k typ., RGND = 150 , RST = 15 k nominal.
R ST(ON)
ST
Reverse battery protection
GND ESDZD
5V - Vbb
ESD-Zener diode: 6.1 V typ., max 5.0 mA; RST(ON) < 380 at 1.6 mA, ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).
R ST
IN ST
RI
Logic
OUT
Power Inverse Diode
overvoltage output clamp, OUT1 or OUT2
+Vbb VZ
GND R GND
Signal GND
RL
Power GND
RGND = 150 , RI = 3.5 k typ,
V ON OUT
Temperature protection is not active during inverse current operation.
PROFET
Power GND
VON clamped to VON(CL) = 47 V typ.
Data Sheet
8
1999-06-16
BTS 725L1
Open-load detection, OUT1 or OUT2 ON-state diagnostic condition: VON < RON*IL(OL); IN high
+ V bb
GND disconnect with GND pull up
IN
Vbb PROFET OUT
ST
ON
VON
GND
OUT
V
V bb
V IN ST
V
Logic unit
Open load detection
GND
If VGND > VIN - VIN(T+) device stays off Due to VGND > 0, no VST = low signal available.
OFF-state diagnostic condition: VOUT > 3 V typ.; IN low
R
EXT
OFF
V OUT
Logic unit
Open load detection
R
O
Signal GND
GND disconnect
IN
Vbb PROFET OUT
ST GND V bb V IN V ST V GND
In case of IN = high is VOUT VIN - VIN(T+). Due to VGND > 0, no VST = low signal available.
Data Sheet
9
1999-06-16
BTS 725L1
Typ. on-state resistance
RON = f (Vbb,Tj ); IL = 2 A, IN = high RON [mOhm]
150
Typ. standby current
Ibb(off) = f (Tj ); Vbb = 9...24 V, IN1,2 = low Ibb(off) [A]
40 35
125 30 100 Tj = 150C 25 20 15 10 5 0 -50
75
85C 25C
50 -40 C 25
0 0 1 0 20 30
0
50
100
150
200
Vbb [V]
Tj [C]
Typ. open load detection current
IL(OL) = f (Vbb,Tj ); IN = high IL(OL) [mA]
500 450 400 350 300 250 200 150 100 no load detection not specified for Vbb < 6 V
Typ. initial short circuit shutdown time
toff(SC) = f (Tj,start ); Vbb =12 V toff(SC) [msec]
6
5
4
3
2
1 50 0 0 5 10 15 20 25 0 -50
0
50
100
150
200
Vbb [V]
Tj,start [C]
Data Sheet
10
1999-06-16
BTS 725L1
Timing diagrams
Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2
Figure 1a: Vbb turn on:
IN1 IN2
Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling
IN1 other channel: normal operation
V bb I V
OUT1 L1
I
L(SCp) I L(SCr)
V
OUT2
t off(SC) ST ST open drain t t
Heating up of the chip may require several milliseconds, depending on external conditions (toff(SC) vs. Tj,start see page 10)
Figure 2a: Switching a lamp:
IN
Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)
IN1/2
ST I V
L1
+I
L2
I L(SCp)
OUT
I
I L(SCr)
L
t ST1/2
The initial peak current should be limited by the lamp and not by the initial short circuit current IL(SCp) = 28 A typ. of the device.
t
off(SC)
t
ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.
Data Sheet
11
1999-06-16
BTS 725L1
Figure 4a: Overtemperature: Reset if Tj IN
Figure 5b: Open load: detection in ON-state, open load occurs in on-state
IN
ST ST
t d(ST OL1)
t
d(ST OL2)
V
OUT
V
OUT
T
J
I t
normal
L
open
normal
t
td(ST OL1) = 20 s typ., td(ST OL2) = 10 s typ
Figure 5a: Open load: detection in ON-state, turn on/off to open load Figure 5c: Open load: detection in ON- and OFF-state (with REXT), turn on/off to open load
IN IN ST t d(ST) t d(ST OL4) ST V
OUT
t
d(ST)
V
OUT
I
L
open t
I
L
open t
Data Sheet
12
1999-06-16
BTS 725L1
Figure 6a: Undervoltage: Figure 7a: Overvoltage:
IN
IN
V bb V V
V bb
V ON(CL)
Vbb(over)
V bb(o rst)
bb(under)
bb(u rst)
V
OUT
V
OUT
ST
ST
t
t
Figure 6b: Undervoltage restart of charge pump
VON(CL)
V on
off-state
on-state
V
bb(over)
bb(u rst)
bb(o rst)
bb(u cp) bb(under)
IN = high, normal load conditions. Charge pump starts at Vbb(ucp) = 5.6 V typ.
Data Sheet
off-state
V bb
13
1999-06-16
BTS 725L1
Package and Ordering Code
Standard P-DSO-20-9
BTS725L1 Ordering Code Q67060-S7006-A2

!" #$%!&%
'

%(((
)
)*
+,
The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologiesis an approved CECC manufacturer. For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list). -
All dimensions in millimetres 1) Does not include plastic or metal protrusions of 0.15 max per side 2) Does not include dambar protrusion of 0.05 max per side
Definition of soldering point with temperature Ts: upper side of solder edge of device pin 15.
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. InfineonTechnologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
Pin 15
Printed circuit board (FR4, 1.5mm thick, one layer 70m, 6cm2 active heatsink area) as a reference for max. power dissipation Ptot, nominal load current IL(NOM) and thermal resistance Rthja
Data Sheet
14
1999-06-16

▲Up To Search▲

Price & Availability of BTS725-L1

	To Download BTS725-L1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .